I. INTRODUCTION
T HE Fraunhofer Institute IZM/Technical University are collaborating with the Georgia Institute of Technology to study fundamental limits of direct chip attach. The objectives of this collaborative effort are: 1) to understand the material and mechanical issues related to the thermo-mechanical reliability of direct chip attach; 2) to determine the fundamental limits of chip size by taking the processing conditions, process-induced defects, underfill material property requirements, geometry limitations and service environment into consideration; 3) to investigate the impact of various geometrical, material and operating parameters on the thermo-mechanical reliability of flip chip assemblies and to determine an optimum combination of parameters to minimize delamination, solder joint fatigue, chip cracking, and/or excessive warpage;
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II. IC TRENDS-PACKAGING ROADMAPS
Growing demands on performance, cost and the advancement in IC technology have drastically influenced packaging and interconnection technology. New packaging technologies and advanced materials have to be developed to handle larger dies, higher input/output (I/O) counts, lower operating voltages, high power consumption and high clock frequencies.
Along with the national roadmaps published by organizations such as the Semiconductor Industry Association (SIA) in the United States and the Electronic Industries Association of Japan (EIAJ), many IC companies have their own roadmaps describing the evolution of IC packaging.
The European NETPACK roadmap [5] describes the projected use of area-array packaging technology in the three market applications critical for the European electronics industry: telecommunications, automotive, and mobile systems.
Of the three market applications considered in this roadmap study, telecommunications is the most performance driven (Table I) . This market requires larger packages with more I/O at a finer pitch operating at higher frequencies and dissipating more power than either the automotive or mobile systems markets. Power dissipation is expected to double between 1998 and 2004, from 5 to 10 W, while the chip area increases by 40% from 600 mm to 850 mm resulting in an increase in power density. The roadmap for maximum operating frequency of IC's for telecommunications shows an increase from 2000 MHz to 8000 MHz.
Not surprisingly, the assembly and packaging roadmap for the automotive market shows the least aggressive changes of the three market applications (Table II) . Because of the somewhat conflicting needs for both high reliability and low cost, automotive electronics has been slow to adopt new technology, preferring to wait as a new approach develops a history of reliability in other applications while moving down the pricing curve. Although ongoing research in industry addresses some of the issues, there is a lack of fundamental work on the impact of large IC attach to organic boards on thermo-mechanical reliability (also projected by the SIA roadmap to be 4.0 cm for memory applications in the year 2012).
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III. IC DESIGN AND TEST STRUCTURES
For the large IC flip-chip attach five different test chips have been designed in different sizes from 10 10 mm up to 40 40 mm (Table III) . With an area pad configuration at a pitch of 500 m I/O numbers from 250 up to 5770 have been achieved. The four direct circuit (DC) test chips comprise daisy chains, Kelvin structures, TCR spirals and heaters distributed all over the die area (Fig. 1) . The RF test chip includes inductance and capacitance measurement structures, through lines and shorts, all realized as coplanar lines. IV. WAFER BUMPING FOR DCA To achieve adequate economics and performance, the selection of the suitable bumping technology becomes very important. One of the economical methods for bump production on wafers is solder paste printing using a solderable electroless Ni/Au metallization over the Al bond pad. Investigations were described in several publications [6] , [7] . In [8] a cost comparison of C4, electroplating and stencil printing on nickel UBM shows that the printing process can save cost up to 1/8 of the C4 and up to 1/4 of the electroplating process. In the following the low cost wafer bumping process will be described in detail. Fig. 2 shows the complete process flow of the wafer bumping technology.
The principle structure of a low cost bump is shown in Fig. 3 . A layer of Ni covered by a thin Au coating is chemically deposited on the Al bond pads. The Ni UBM serves as an adhesion layer and a diffusion barrier between Al and solder. The Au is required to protect Ni from oxidation before solder application. Solder is applied by stencil printing of paste and subsequent reflow. Then the wafers are cleaned to remove flux residues.
To determine the bumping yield and to identify defect dies, wafers are inspected by an optical measurement system. With the flip chip equipment of the institute chips are handled in waffle packs. Therefore, wafers have to be diced finally and chips have to be picked (Figs. 4 and 5). The equipment used for solder bumping allows to handle wafer sizes up to 8 in. The corresponding equipment is listed in Table IV .
V. EXPERIMENTAL ISSUES
For the bumping experiments a Ni/Au-UBM with a height of 5 m was applied on the 6 in wafers. The stencil printing of solder paste was performed using a stainless steel metal stencil. According to the printing pitch of 500 m the aperture size was chosen to 350 m 350 m square. Due to the high manufacturing cost of laser cutted stencils for very high numbers of apertures we used a chemical etched stencil for the experiments. The thickness of the designed stencil was 120 m. For printing a eutectic Sn/Pb-63/37 solder paste from Heraeus was used (F 362). The particle size of the paste was 25-75 m. The reflow was performed under Nitrogen atmosphere and a standard reflow profile according to recommendations by Heraeus was used.
After cleaning the flux residues the measured average bump height was 215 m. The measurements of the bump height distribution over a 6 in wafer show deviations in the range of 3% from the average value. The main failure mode we observed was solder stealing (see Fig. 6 ). Due to the high number of apertures the adhesion between the stencil and the flux of the solder paste was very high. Therefore the loosening of the stencil was critical after the printing process. A slight shift of the solder deposits from the contact pads of the wafers was the result. Whenever the shift was too large, solder was stolen by the neighbor bump during reflow.
VI. FINITE ELEMENT SIMULATION
Materials used in the structures include FR-4 as board, nickel metallizations and copper traces, silicon die, underfill and solder mask. The copper behavior is considered as elasticplastic. However, the solder (63Sn37Pb) has to be modeled using nonlinear constitutive laws with rate dependent plasticity (creep). The polymeric materials underfill and solder mask were treated as viscoelastic materials. Uniaxial stress relaxation tests have shown temperature dependent relaxation over a wide temperature range. Viscoelastic constitutive models have been developed for finite element analysis. Temperature dependence of the viscoelastic material response enters the calculation by both temperature dependent elastic constants and a temperature-time shift function (Table V, Figs. 7 and 8) [9] , [10] .
For purposes of this study, four one-eighth symmetric 3D FE models were created for 10 mm, 20 mm, 30 mm, and 40 mm square silicon dies of 0.625 mm thickness. The dies are mounted onto a 1 mm thick FR-4 board in area-array configuration with a pitch of 500 m (Figs. 9 and 10) . The interconnects are eutectic solder joints with a bump height of 90 m. The remaining gap between silicon die and substrate is filled with solder mask up to 20 m in height and the balance with an underfill material. Sometimes a particle settling is observed in the underfill material. To quantify this effect on the solder reliability the underfill layer was considered as "two-layered" with pure epoxy and epoxy filled with silica (Fig. 11) .
VII. THERMO-MECHANICAL ANALYSIS USING NON-LINEAR FINITE ELEMENT SIMULATION
The chip connected to the substrate is a multimaterial structure. The mismatch in coefficients of thermal expansion between the different materials induces stresses and strains if the structure is subjected to temperature changes. The reliability of the solder connections is a critical issue. After a certain number of thermal cycles, the cyclic inelastic deformation of the solder can result in fatigue failure. To account for the time and temperature dependent nature of the solder in the calculation, the solder strain rate is additively composed of elastic and creep terms. Due to the slow loading rates in typical low cycle fatigue experiments, the temperature and time dependent secondary creep strain determines the nonlinear solder response.
In many cases it was observed that the experimentally detected damage zones coincide with the calculated bands of local maximum equivalent creep strain. The perfect plastic response reduces the load carrying capacity of highly strained solder volume elements during major parts of the thermal cycle. These solder volume elements react like weakened zones [11] , [12] . Therefore, a life time model adapted from the Coffin-Manson type relation, which transforms the amplitudes of the accumulated equivalent creep strain along the damage path into an estimation of the number of thermal cycles to failure, can be used. These calculations must be taken as a tendency, not as accurate values (Fig. 12) . The temperature cycle was chosen to range from 125 C to 55 C with 5 min ramp times and 10 min dwell times for a total cycle time of 30 min.
The parameters investigated in this study include die size and the effect of particle settling. Furthermore, the deformed shape of the flip chip structures depends on the size and assembly constraints of the PWB (clamped board or not clamped board, Fig. 13 ).
VIII. SIMULATION RESULTS AND DISCUSSION
Fig. 14 is a plot of the accumulated equivalent creep strain distribution in the outermost solder bump for flip chip assemblies with a die size of 10 mm and 30 mm. It is evident that creep strain is distributed throughout the solder bump and is not constant. Calculation results for the eutectic solder joints indicate a creep strain concentration near the outer die pad edge. The solder crack path is expected to start circularly near the outer die pad edge and grow underneath the die pad or later along the diagonal direction crossing the solder bump. When comparing the influence of the two chip sizes, the accumulated equivalent creep strain distributions in the solder are very similar. Fig. 15 illustrates the effects of die size (10 mm to 40 mm) for a not clamped board on the maximum creep strain amplitude across the solder bump. These creep strains are independent of the die size.
Sometimes particle settling is present in the underfill material. From the mechanical point of view this means lowering of the overall attachment stiffness due to an additional "layer" of pure epoxy with low Young's modulus and high CTE. This leads to an increase in the creep strain range and to a reduction in life time. It should be noted that the predicted damage path is not influenced by the settling effect (Fig. 16) .
Although underfilling can reduce the strains in the solder joints, it results in the risk of delamination along the chip-underfill and/or underfill-solder mask interfaces during temperature cycling [3] , [13] . Special attention has to be directed to the interface properties as well as the direction of the stress components acting upon these interfaces. Elastic stress singularities might occur at these bimaterial edges. Together with the viscoelastic material description, the singular behavior takes a temperature and time dependent form, which is rather difficult to handle. Therefore, FE-approximations using the same mesh density might be considered comparable, while absolute values cannot be given at the singular points. Fig. 17 demonstrates the localized character of the peel stress component
Note that the peel stress switches from compressive near the encapsulated corner of the chip to tensile in the vicinity of the eutectic solder bumps. The calculated maximum tensile peel stresses can be used as an indicator of delamination risk in comparative studies looking for proper material characteristics and design parameters. While the underfill material needs to be stiff enough to provide for effective coupling and reduce the solder joint creep strain, a stiff underfill material may also cause overstresses at the chipunderfill interfaces when the applied thermal load becomes large or the adhesion strength is too low.
The FE analyses have also shown that the fundamental limits on chip size for an underfilled flip chip with a clamped board are not crucially influenced by the distance to the neutral point (DNP) of the outermost solder joint. The strain fields are relatively independent of chip size and DNP (Fig. 18) . These facts also suggest that larger die samples will have increased propensities for fracture, not due to increased internal strains and stresses, but due to the fact that they are statistically more likely to contain the critical size flaws under stress conditions for catastrophic crack propagation [14] .
The relationship between die size and solder joint failure has a subordinate importance. Manufacturing and process-induced defects are likely to be more important limiting factors (e.g. particle settling). The assembly constraints and the influence of adjacent components may also significantly impact the determination of fundamental limits to chip size [4] , [15] .
Future work will be concentrated on the assembly process of large dies, the influence of manufacturing defects on thermomechanical reliability, and life time analysis by testing and numerical simulation.
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